

**Platform : CFL-H+N18P-GX(N17P)**

## PAGE CONTENT

01 INDEX	40 PWR SWITCH
02 SYSTEM BLOCK	41 +1.2VS/+2.5VS/VT/3.6V
03 POWER DIAGRAM & SEQUENCE	42 VCORE/VCCGT/VCCSA CTRL
04 GPIO & SMBUS BLOCK	43 VCORE/VCCGT/VCCSA OUTPUT
05 DGPU POWER CONTROL	44 TP/KB BACKLIGHT/USB3.0
06 CPU CFL-H : DDR4 CH-A/CH-B	45 KEYBOARD ESD
07 CPU CFL-H : PEG/DMI	46 DGPU NV : PCIE
08 CPU CFL-H : DDI/EDP	47 DGPU NV : FRAME BUFFER A
09 CPU CFL-H : MISC/CLK/JTAG/CFG	48 DGPU NV : FRAME BUFFER B
10 CPU CFL-H : GND	49 DGPU NV : DECOUPLING CAP
11 CPU CFL-H : VCC	50 DGPU NV : UNUSED/IPFABCEFD
12 CPU CFL-H : VCCGT	51 DGPU NV : ROM/XTAL/STRAP
13 CPU CFL-H : VCCSA/VCCIO/VDDQ	52 DGPU NV : GPIO/I2C/JTAG
14 CPU CFL-H : TRIG/RSVD	53 STRAP
15 RSVD1	54 VRAM1 : FRAME BUFFER A
16 PCH CFL-H : SPI	55 VRAM2 : FRAME BUFFER A
17 PCH CFL-H : DMI/USB2.0/PCIE	56 VRAM3 : FRAME BUFFER B
18 PCH CFL-H : SATA/PCIE	57 VRAM4 : FRAME BUFFER B
19 PCH CFL-H : HDA/SMBUS/PM/JTG	58 PEX_VDD/1V8_AON/1V8_MAIN
20 PCH CFL-H : DDI CONTROL	59 POWER N18P NVVDD CONTROLLER
21 PCH CFL-H : USB3.0/LPC	60 POWER N18P NVVDD 4PHASE
22 PCH CFL-H : CLK	61 N18P-G0 FBVDDQ_CONTROLLER
23 PCH CFL-H:GSP/UART/I2C/CNV	62 N18P-G0_FBVDDQ_2PHASE
24 PCH CFL-H : POWER	63 POWER N18P OVR-M
25 PCH CFL-H : GND/RSVD	64 POWER N18P TGP SENSE
26 DDR4 SODIMM-A	65 History
27 DDR4 SODIMM-B	
28 EDP	
29 HDMI	
30 EC IT8528E/BIOS/KB CONN	
31 PSW/PWR BUTTON/LED	
32 HDD/M.2 CONN/DEBUG	
33 LAN/CARDREADER RTL8411BN-CG	
34 CODEC(ALC269Q)/INT MIC/SPKR	
35 DB CONN/FAN/ID6 CON	
36 BATT IN/CHARGER(BQ24781)	
37 DC IN/TPM/DIS-R/SCREW HOLE	
38 +5VA/+3.3VA	
39 +1.0VA_PCH/VCCIO	


## M/B Schematic Version Change List

[illegible]

## Daughter Board Schematic Version Change List


[illegible]

SYSTEM BLOCK DIAGRAM




ID6  
PWR BD, CN9  
LED BD, CN29  
USB BD, CN14  
Audio BD+SD BD CN12

POWER BLOCK DIAGRAM




System Poewr On Sequence





ITE8528			Default
GPIO			Pin/Mode
GPA0	PWM_KB_GREEN		UP / GPIO
GPA1	T/F_LED_PWM		UP / GPIO
GPA2	PWM_KB_BLUE		UP / GPIO
GPA3	PWM_KB_RED		UP / GPIO
GPA4	PID_1_CHG_R_LED		UP / GPIO
GPA5	PID_2_PWR_LED		UP / GPIO
GPA6	C_COVER_BLM_LED_PWM		UP / GPIO
GPA7	Board ID		UP / GPIO
GPB0	PM_SLP_S4#		UP / GPI
GPB1	PM_SLP_S3#		UP / GPI
GPB2	GPU_Adaptor_In		Dn / GPI
GPB3	BAT_SMBCLK		Z / Native
GPB4	BAT_SMBDAT		Z / Native
GPB5	H_A20GATE		Z / Native
GPB6	H_RCIN#		UP / Native
GPB7	SAFTY_PROTECT		Dn / GPIO
GPC0	LAN_PWR		Dn / GPIO
GPC1	SMBCLK_EC		Z / Native
GPC2	SMBDAT_EC		Z / Native
GPC3	SENBAT_V		Dn / GPIO
GPC4	FAN_enable0		Dn / GPIO
GPC5	SYS_PWROK		Dn / GPIO
GPC6	WEBCAM_ON(Reserved)		Dn / GPIO
GPC7	BOOST_FAN_EN(Reserved)		UP / GPIO
GPD0	ADAP_IN		UP / GPI
GPD1	PWRBTN#		UP / GPIO
GPD2	PLT_RST#		UP / GPI
GPD3	HDMI_HPD		UP / GPI
GPD4	EC_EXTSMI#		UP / GPIO
GPD5	ME_WE		UP / GPIO
GPD6	FAN0_detect		Dn / Native
GPD7	FAN1_detect		Dn / Native
GPD8	LID#		Dn / GPI
GPE1	+1.2VS_ON		Dn / GPIO
GPE2	PWR_USB#		Dn / GPIO
GPE3	EXT_WIFI_ON		Dn / GPIO
GPE4	PWRSW#		UP / GPI
GPE5	LVDS_VIN		Dn / GPIO
GPE6	WLAN_ON		Dn / GPIO
GPE7	AMP_MUTE#		UP / GPIO
GPF0	VRA_PE		UP / GPIO
GPF1	PCH_PWROK		UP / GPIO
GPF2	BT_ON		UP / GPIO
GPF3	Q_Key1		UP / GPI
GPF4	TP_CLK		UP/ Native
GPF5	TP_DATA		UP/ Native
GPF6	EC_PECI		UP/ Native
GPF7	RUN_ON		UP / GPIO
GPQ0	PANEL_3.3V_ON		Z/ GPIO
GPQ1	Reserved for AC removal		Dn/GPIO
GPQ2	CPUCORE_ON		Z/ GPIO
GPQ6	SUS_ON		Z/ GPIO
GPB0	PM_CLKRUN#		Dn/ Native
GPH1	PCH_BL_EN		Dn/GPIO
GPH2	ID_DET		Dn/GPI
GPH3	PANEL_VCC		Dn/GPI
GPH4	DGPU_RST_EC#		Dn/GPIO
GPH5	RTS_ON#		Dn/GPI
GPH6	Clear_CMOS		Dn/GPIO
GPI0	PM_RSMRST#		/GPIO/Z
GPI1	EC_OVERT_GPU#		/GPI/Z
GPI2	Reserved		/GPI/Z
GPI3	ME_KB_ID		/GPI/Z
GPI4	BAT_I		/GPI/Z
GPI5	BATF_TEMP		/GPI/Z
GPI6	Iadapter_I_bat		/GPI/Z
GPI7	BAT_V		/GPI/Z
GPJ0	EC_BL_ON		/GPIO/Z
GPJ1	EC_PROCHOT#		/GPIO/Z
GPJ2	FAN_CTRL0		/GPIO/Z
GPJ3	BATF_VA_OVF#		/GPIO/Z
GPJ4	FAN_CTRL1		/GPIO/Z
GPJ5	CHG_REF		/GPIO/Z
GPM0	LPC_AD0		Native/Z
GPM1	LPC_AD1		Native/Z
GPM2	LPC_AD2		Native/Z
GPM3	LPC_AD3		Native/Z
GPM4	CLK_EC_LPC		Native/Z
GPM5	LPC_FRAME#		Native/Z
GPM6	INT_SERIRQ		Native/Z

## DPU Power On Timing



## DPU Power Off Timing








Table 2-13. PCI Express\* Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [9]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

 同方国际信息技术有限公司

<OrgName>

<OrgAddr1>

<OrgAddr2>

<OrgAddr3>

<OrgAddr4>

Title

07 CPU CFL-H : PEG/DMI


Size B

Document Number

GI5CPXX




Rev B

Date: Monday, December 24, 2018Sheet 7 of 65











同方国际信息技术有限公司

<OrgName>

<OrgAddr1>

<OrgAddr2>

<OrgAddr3>

<OrgAddr4>

Title

10 CPU CFL-H : GND

Size

B

Document Number

GI5CPXX

Rev

B

Date:


Monday, December 24, 2018





Sheet

10


of

65





571391\_CFL\_PDG\_V0.7  
VCCGT  
Under CPU  
10 x 0402 10uF  
12 x 0201 1uF  
Near CPU  
3 x 0805 47uF  
7 x 0603 22uF









VSSGT\_SENSE  
VCCGT\_SENSE

11 OF 13  
CFL\_H\_62\_INT\_IP\_CRB\_CFLH

VSSGT\_SENSE 42  
VCCGT\_SENSE 42


 同方国际信息技术有限公司		<OrgName>	
<OrgAddr1>		<OrgAddr2>	
<OrgAddr3>		<OrgAddr4>	
Title <b>12 CPU CFL-H : VCCGT</b>			
Size Custom	Document Number <b>GI5CPXX</b>		Rev B
Date: Monday, December 24, 2018		Sheet 12	of 65





571391_CFL_PDG_V0.71	VCCSA	VCCST
Under CPU	7 x 0402 10uF	Under CPU
	1 x 0201 1uF	1 x 0201 1uF
Near CPU	2 x 0805 47uF	VCCSTG
	2 x 0603 22uF	Under CPU
		1 x 0201 1uF
VDDQ		VCCPLL
Under CPU	4 x 0603 22uF	Under CPU
	11 x 0402 10uF	1 x 0201 1uF
VCCIO		VCCPLL_OC
Under CPU	3 x 0402 10uF	Under CPU
	3 x 0402 N/A	2 x 0201 1uF




	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

 同方国际信息技术有限公司 <OrgName> <OrgAddr1> <OrgAddr2> <OrgAddr3> <OrgAddr4>		
Title <b>15 RSVD1</b>		
Size A	Document Number <b>GI5CPXX</b>	Rev B
Date: Monday, December 24, 2018 Sheet 15 of 65		



 <b>同方国际信息技术有限公司</b>			<b>&lt;OrgName&gt;</b> <OrgAddr1> <OrgAddr2> <OrgAddr3>	<OrgAddr4>
<b>Title</b> <b>16 PCH CFL-H : SPI</b>				
<b>Size</b> A	<b>Document Number</b> <b>G15CPXX</b>			<b>Rev</b> B
<b>Date:</b> Monday, December 24, 2018				
<b>Sheet</b> 16 <b>of</b> 65				







USB2.0 Configuration Table


USB1	USB3.0 Port1
USB2	USB3.0 Port2
USB3	TYPE-C Port1
USB4	Web Camera
USB5	ID6 USB DB Port1
USB6	USB to SD (Reserved)
USB7	Audio DB Port1
USB8	ID6 USB DB Port2
USB9	Audio DB Port2
USB10	ME Keyboard used
USB11	ME Keyboard LED used
USB12	TYPE-C Port1
USB13	N/A
USB14	Bluetooth


USB OC Configuration Table

OC0	Audio DB Port1&2
OC1	USB3.0 Port1
OC2	USB3.0 Port2
OC3	TYPE-C Port1
OC4	N/A
OC5	N/A
OC6	N/A
OC7	N/A













USB3.0 Configuration Table	
USB3_1	USB3.0 Port1
USB3_2	USB3.0 Port2
USB3_3	TYPE-C Port1
USB3_4	TYPE-C Port1
USB3_5	N/A
USB3_6	N/A
USB3_7	N/A
USB3_8	N/A
USB3_9	No Function
USB3_10	No Function

Change +3.3V to 3VS in order to prevent leakage to +3.3V under S3  
RC\_IN : VSTBY power plane in EC





GPP_B22/GSPI1_MOSI (IPD)	Boot BIOS Strap Bit	GPP_B18/GSPI0_MOSI (IPD)	No Reboot
0 (weak internal pull down)	SPI	0	Disable "No Reboot" mode. (Default)
1	LPC	1	Enable "No Reboot" mode







		<b>&lt;OrgName&gt;</b>	
		同方国际信息技术有限公司	
		<OrgAddr1> <OrgAddr2> <OrgAddr3>	
		<OrgAddr4>	
Title			
23 PCH CFL-H:GSP/UART/I2C/CNVI			
Size	Document Number	Rev	
Custom	GI5CPXX	B	
Date:	Monday, December 24, 2018	Sheet	23 of 65

















 同方国际信息技术有限公司		<OrgName>	
		<OrgAddr1>	
		<OrgAddr2>	
		<OrgAddr3>	
		<OrgAddr4>	
Title			
25 PCH CFL-H : GND/RSVD			
Size	Document Number		Rev
Custom	GI5CPXX		B
Date:	Monday, December 24, 2018		Sheet 25 of 65










```
HDMI R2.0 670MHz NV Supported
HDMI R1.4 340MHz Intel Supported
```






# PWR SW




# PWR LED




<b>&lt;OrgName&gt;</b>			
同方国际信息技术有限公司			
Title		31 PSW/PWR BUTTON/LED	
Size		Document Number	
Custom		G15CPXX	
Date:		Monday, December 24, 2018	
Sheet		31 of 65	
Rev		B	


SATA-HDD




LPC debug port



UART debug port




MINI CARD CONN




0-----SATA  
1-----PCIE


0-----SATA  
1-----PCIE





**CODEC ALC269Q**

## INT\_SPEAKER

**INT\_MIC**

### Digital Mic


# EXT MIC / EXT LINE IN / EXT USB JACK

## LID SW


CN12  
FFC.50P.P0.5H1.5.FP225H-050S10M\_JXT

## ID DET


ID1 HIGH ID3 LOW




## FAN CONTROLLER



## ID6 Connect with PWR BD




## ID6 Connect with USB BD




## FAN CONTROLLER

CON, WB, 3P, SMT, P1.25, 3800K-F03N-03L, ENT





35 DB CONN/FAN/ID6 CON				Rev
Size	Docu	Number	Customer	B
G15CPXX				
Date:	Monday, December 24, 2018	Sheet	35	of 65



### Charge / Discharge Detect

#### Battery Voltage Detect


17.6V->BAT\_V=2.2V  
16.8V->BAT\_V=2.1V  
13.2V->BAT\_V=1.65V  
12.6V->BAT\_V=1.575V  
9.0V->BAT\_V=1.125V




RCH1 // RCH2 = 15mohm

BAT_V	ICRG (0.1724V/1A)
2.3640V	4A
2.0192V	2A
1.8468V	1A
1.6744V	0A
1.5020V	-1A
1.3296V	-2A
0.9848V	-4A
0.6400V	-6A
0.2952V	-8A
0.1228V	-9A


DC IN




Discharge Resistor



PCB HOLE




THERMAL HOLE




 同方国际信息技术有限公司		<OrgName>	
		<OrgAddr1>	
		<OrgAddr2>	
		<OrgAddr3>	
		<OrgAddr4>	
Title			
37 DC IN/TPM/DIS-R/SCREW HOLE			
Size	Document Number		Rev
Custom	GISCPXX		B
Date:	Monday, December 24, 2018		Sheet 37 of 65


## 5VAL Converter




### 3.3VAL Converter









## 1.0VA Converter




## VCCIO Converter









1.2VS/VTT



+3.6V\_LCD




+3.3VA\_EC







## +VCORE





**+VCCGT**




**+VCCSA**



TP




	Power Icon LED	KB	Pulse (TP) LED	Charging LED
Power on	on	on	on	
Fan 全轉 (Q-Key)	on	on	快呼吸	
Power off	off	off	off	
Suspend	呼吸 (follow KB)	呼吸	呼吸 (follow KB)	
Charging				on
Stop Charging (Full Battery)				off
Power on+Battery Low (<6%)				閃爍 1.5s




LED CONN

USB3.0 with Type-C Port






LED






4 area KB RGB BL




USB 3.0



USB 3.0



USB 3.0














USB 3.0



USB 3.0





<div> <div>  <div> <div>同方国际信息技术有限公司</div> <div> <div>&lt;OrgName&gt;</div> <div>&lt;OrgAddr1&gt;</div> <div>&lt;OrgAddr2&gt;</div> <div>&lt;OrgAddr3&gt;</div> <div>&lt;OrgAddr4&gt;</div> </div> </div> </div> </div>		
Title	45 KEYBOARD ESD	
Size A	Document Number	Rev B
	GI5CPXX	
Date:	Monday, December 24, 2018	Sheet 45 of 65

M17P Pascal 20nm  
M17P Pascal 20nm  
Ball Pitch: 0.8mm, 1.0mm

M18P  
GB40-128b 4.0GHz  
Ball Pitch: 0.8mm, 1.0mm





Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)

Command Ball on GPU		DRAM Signal Definition	
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]		
FBA_CMD0	FBA_CMD16	CS*	
FBA_CMD1	FBA_CMD17	A3_BA3	
FBA_CMD2	FBA_CMD18	A2_BA0	
FBA_CMD3	FBA_CMD19	A4_BA2	
FBA_CMD4	FBA_CMD20	A5_BA1	
FBA_CMD5	FBA_CMD21	WE*	
FBA_CMD6	FBA_CMD22	A7_A8	
FBA_CMD7	FBA_CMD23	A6_A11	
FBA_CMD8	FBA_CMD24	ABI*	
FBA_CMD9	FBA_CMD25	A12_RFU	
FBA_CMD10	FBA_CMD26	A0_A10	
FBA_CMD11	FBA_CMD27	A1_A9	
FBA_CMD12	FBA_CMD28	RAS*	
FBA_CMD13	FBA_CMD29	RST*	
FBA_CMD14	FBA_CMD30	CKE*	
FBA_CMD15	FBA_CMD31	CAS*	



56.57 FBB\_D[63..0]

56.57 FBB\_DB[7..0]

56 FBB\_EDC0  
56 FBB\_EDC1  
56 FBB\_EDC2  
56 FBB\_EDC3  
57 FBB\_EDC4  
57 FBB\_EDC5  
57 FBB\_EDC6  
57 FBB\_EDC7

FBB\_D0 G8 FBB\_D0  
FBB\_D1 E9 FBB\_D1  
FBB\_D2 G8 FBB\_D2  
FBB\_D3 F9 FBB\_D3  
FBB\_D4 F11 FBB\_D4  
FBB\_D5 G11 FBB\_D5  
FBB\_D6 F12 FBB\_D6  
FBB\_D7 G12 FBB\_D7  
FBB\_D8 G6 FBB\_D8  
FBB\_D9 F5 FBB\_D9  
FBB\_D10 E6 FBB\_D10  
FBB\_D11 F6 FBB\_D11  
FBB\_D12 F4 FBB\_D12  
FBB\_D13 C4 FBB\_D13  
FBB\_D14 E2 FBB\_D14  
FBB\_D15 F3 FBB\_D15  
FBB\_D16 C2 FBB\_D16  
FBB\_D17 D4 FBB\_D17  
FBB\_D18 D3 FBB\_D18  
FBB\_D19 C1 FBB\_D19  
FBB\_D20 B3 FBB\_D20  
FBB\_D21 C4 FBB\_D21  
FBB\_D22 B5 FBB\_D22  
FBB\_D23 C5 FBB\_D23  
FBB\_D24 A11 FBB\_D24  
FBB\_D25 C11 FBB\_D25  
FBB\_D26 D11 FBB\_D26  
FBB\_D27 B11 FBB\_D27  
FBB\_D28 D8 FBB\_D28  
FBB\_D29 A8 FBB\_D29  
FBB\_D30 C8 FBB\_D30  
FBB\_D31 B8 FBB\_D31  
FBB\_D32 F24 FBB\_D32  
FBB\_D33 G23 FBB\_D33  
FBB\_D34 E24 FBB\_D34  
FBB\_D35 G24 FBB\_D35  
FBB\_D36 D21 FBB\_D36  
FBB\_D37 E21 FBB\_D37  
FBB\_D38 G21 FBB\_D38  
FBB\_D39 F21 FBB\_D39  
FBB\_D40 G27 FBB\_D40  
FBB\_D41 D27 FBB\_D41  
FBB\_D42 G26 FBB\_D42  
FBB\_D43 E27 FBB\_D43  
FBB\_D44 E29 FBB\_D44  
FBB\_D45 F29 FBB\_D45  
FBB\_D46 E30 FBB\_D46  
FBB\_D47 D30 FBB\_D47  
FBB\_D48 A32 FBB\_D48  
FBB\_D49 C31 FBB\_D49  
FBB\_D50 C32 FBB\_D50  
FBB\_D51 B32 FBB\_D51  
FBB\_D52 D29 FBB\_D52  
FBB\_D53 A29 FBB\_D53  
FBB\_D54 C29 FBB\_D54  
FBB\_D55 B29 FBB\_D55  
FBB\_D56 B21 FBB\_D56  
FBB\_D57 C23 FBB\_D57  
FBB\_D58 A21 FBB\_D58  
FBB\_D59 C21 FBB\_D59  
FBB\_D60 B24 FBB\_D60  
FBB\_D61 C24 FBB\_D61  
FBB\_D62 B26 FBB\_D62  
FBB\_D63 C26 FBB\_D63  
FBB\_DB0 E11 FBB\_DB0  
FBB\_DB1 E3 FBB\_DB1  
FBB\_DB2 A3 FBB\_DB2  
FBB\_DB3 C9 FBB\_DB3  
FBB\_DB4 F23 FBB\_DB4  
FBB\_DB5 F27 FBB\_DB5  
FBB\_DB6 C30 FBB\_DB6  
FBB\_DB7 A24 FBB\_DB7

FBB\_CMD[31..0]

FBB\_CMD0 D13 FBB\_CMD0  
FBB\_CMD1 E14 FBB\_CMD1  
FBB\_CMD2 F14 FBB\_CMD2  
FBB\_CMD3 A12 FBB\_CMD3  
FBB\_CMD4 B12 FBB\_CMD4  
FBB\_CMD5 C14 FBB\_CMD5  
FBB\_CMD6 B14 FBB\_CMD6  
FBB\_CMD7 G15 FBB\_CMD7  
FBB\_CMD8 F15 FBB\_CMD8  
FBB\_CMD9 E15 FBB\_CMD9  
FBB\_CMD10 D15 FBB\_CMD10  
FBB\_CMD11 A14 FBB\_CMD11  
FBB\_CMD12 D14 FBB\_CMD12  
FBB\_CMD13 A15 FBB\_CMD13  
FBB\_CMD14 B15 FBB\_CMD14  
FBB\_CMD15 C17 FBB\_CMD15  
FBB\_CMD16 D18 FBB\_CMD16  
FBB\_CMD17 E18 FBB\_CMD17  
FBB\_CMD18 F18 FBB\_CMD18  
FBB\_CMD19 A20 FBB\_CMD19  
FBB\_CMD20 B20 FBB\_CMD20  
FBB\_CMD21 C18 FBB\_CMD21  
FBB\_CMD22 B18 FBB\_CMD22  
FBB\_CMD23 G18 FBB\_CMD23  
FBB\_CMD24 G17 FBB\_CMD24  
FBB\_CMD25 F17 FBB\_CMD25  
FBB\_CMD26 D16 FBB\_CMD26  
FBB\_CMD27 A18 FBB\_CMD27  
FBB\_CMD28 D17 FBB\_CMD28  
FBB\_CMD29 A17 FBB\_CMD29  
FBB\_CMD30 B17 FBB\_CMD30  
FBB\_CMD31 E17 FBB\_CMD31  
FBB\_CMD32 G14  
FBB\_CMD33 G20  
FBB\_CMD34 C12 FBB\_CMD34\_DEB0G0  
FBB\_CMD35 C20 FBB\_CMD35\_DEB0G1

FBB\_CLK0 D12 FBB\_CLK0\_P 56  
FBB\_CLK0 E12 FBB\_CLK0\_N 56  
FBB\_CLK1 E20 FBB\_CLK1\_P 57  
FBB\_CLK1 F20 FBB\_CLK1\_N 57

FBB\_WCK0 F8 FBB\_WCK0\_P 56  
FBB\_WCK0 E8 FBB\_WCK0\_N 56  
FBB\_WCK23 A6 FBB\_WCK23\_P 56  
FBB\_WCK23 D24 FBB\_WCK23\_N 56  
FBB\_WCK45 D25 FBB\_WCK45\_P 57  
FBB\_WCK45 B27 FBB\_WCK45\_N 57  
FBB\_WCK67 C27 FBB\_WCK67\_P 57  
FBB\_WCK67 D27 FBB\_WCK67\_N 57


FBB\_WCKB01 D6  
FBB\_WCKB01 D7  
FBB\_WCKB23 C6  
FBB\_WCKB23 B6  
FBB\_WCKB45 F26  
FBB\_WCKB45 E26  
FBB\_WCKB67 A26  
FBB\_WCKB67 A27

FBB\_PLL\_AVDD H17 FB\_REFPLL\_AVDD\_GPU FBB\_REFPLL\_AVDD\_GPU








GDDR5 CMD Mapping Table

<0..31> <32..63> MEMORY		
12	28	RAS*
15	31	CAS*
5	21	WE*
0	16	CS*
8	24	AB1*
10	26	A0_A10
11	27	A1_A9
2	18	A2_BA0
1	17	A3_BA3
3	19	A4_BA2
4	20	A5_BA1
7	23	A6_A11
6	22	A7_A8
9	25	A12_RFU
14	30	CKE*
13	29	RESET*









## 10.3 UNUSED PINS

If an IFP link is unused, in general it should be left unconnected. This includes Main and Aux links. IFPxy\_RSET and IFPxy\_PLLVDD (xy=AB,CD,EF) can be left unconnected if neither of IFPx /IFPy is in use. For example, If neither link of the IFPA/IFPB macro is to be used, then IFPAB\_PLLVDD and IFPAB\_RSET should be left disconnected, and all signals and references associated with Link A and Link B should also be left unconnected.






IFP\_IOVDD rail can be unconnected if no IFP link is used. If any IFP is used, all IFP\_IOVDD balls must be connected to power rail.





Table 10.5 Display Link Power Rail Applicability

Display Link Rail	Display Links that Receive Power from This Rail					
	Link A	Link B	Link C	Link D	Link E	Link F
IFP_IOVDD	✓	✓	✓	✓	✓	✓
IFPAB_PLLVDD		✓				
IFPCD_PLLVDD			✓	✓		
IFPEF_PLLVDD					✓	✓









N18P pull low Stuff R824-R820=100K R821=10K  
N17P pull High Stuff R822= R823= R825=100K

N18P STRAPS

Table 12.5 SMB\_ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins See Note		Functions Selected by This Strapping				
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1

Strap5,4,3 LLN for N17AN18

1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE(Select)

1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGINAL(Select)

1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER(Select)

1:VGA\_DEVICE ENABLE(Select)  
0:VGA\_DEVICE DISABLE

LEVEL	Voltage (V)		
	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V 0.3V<pin voltage<0.5V		

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V <sup>2</sup>	Allicon	MT51J256A32HF-80:B	B-die	0x0	8 Gbps	H/A	Full	Production candidate
			Hynix	H5GC8H24AJR-R2C	A-die	0x2	8 Gbps	N/A	Full	Production candidate
			Samsung	K4G80325FC-1HC25	C-die	0x0	8 Gbps	H/A	Full	Production candidate

Note 1: Configurations other than the two listed in Table 12.4 must be avoided, as otherwise damage to strap inputs may result.

Note 2: The ROM\_SO pin should be pulled low using a 10 kΩ resistor instead of a 100 kΩ resistor.

Density	Vendor	Part Number	GDDR5 CFG Setting	Strap 2	Strap 1	Strap 0
4GB	Samsung	K4G80325FB-HC28 B-die	0X0	L	L	L
4GB	Micron	MT51J256M32HF-70:A A-die	0X1	L	L	H
4GB	Hynix	H5GC8H24MJR-ROC M-die	0X2	L	H	L
2GB	Samsung	K4G41325FE-HC28 E-die	0X7	H	H	H
2GB	Micron	H5GC4H24AJR-ROC A-die	0X6	H	H	L
2GB	Hynix	EDW4032BABG-70-F A-die	0X8	L	L	M

Table 14. N17/GB4C-128 and N18/GB4D-128 Ternary Straps

Strap Pin	N17/GB4C-128	N18/GB4D-128
ROM_SI	SOR_EXPOSED[3:0]	Pull low to enable FS_OVERT*
ROM_SO <sup>1</sup>		
ROM_CLK		
STRAP5	• SMB_ALT_ADDR	• SMB_ALT_ADDR
STRAP4	• DEVID_SEL	• DEVID_SEL
STRAP3	• PCIE_CFG	• PCIE_CFG
	• VGA_DEVICE	• VGA_DEVICE
STRAP2	RAMCFG[4:0]	RAMCFG[4:0]
STRAP1		
STRAP0		

Note:

- The ROM\_SO pin should be pulled low using a 10k-ohm resistor for N18/GB4D-128 GPUs and using a 100k-ohm resistor for N17/GB4C-128 GPUs.

N17P STRAPS

SOR\_EXPOSED Audio Configuration Straps

Table 5.4 Display Link to SORx\_EXPOSED Mapping for Down Designs

Total Display Links (HDMI, DP or DVI)		See This Row of Table 5.5	
Total Enabled for Audio (HDMI, DP or DVI)	Is IFPD used? (Only supports eDP.)		
4	4	NO	15
4	3	YES	13
3	3	NO	14
3	2	YES	12
2	2	NO	12
2	1	YES	8
1	1	NO	8
1	0	YES	0

Table 5.5 SORx\_EXPOSED Strap Enablement for Down Designs



Row Index	Strap Pins See Note			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	L	L	ENABLED	ENABLED	disabled	disabled
12	L	L	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			

All other Strap Configurations (Reserved)


Table 5.6 SMB\_ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins See Note 1		Functions Selected by This Strapping				
STRAP5	STRAP4	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	L	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	M	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1






Mirrored: MF pull high  
Non-mirrored: MF pull GND





Maximum VRAM case Temp is 85 celcius degree

Around GDDR5  
22u x5  
10u x4  
1u x8  
0.1u x2  
1000p x2




Under GDDR5  
1u x 7  
0.1u x1  
1000p x1











Maximum VRAM case Temp is 85 celcisus degree







Maximum VRAM case Temp is 85 celcibus degree




# +1.8V\_AON/+1.8V\_MAIN







WPIG3015A-1R0M  
L(1uH) / DCR TYP=42mohm, MAX=45mohm  
I-sat=4.8A / I\_rms=4.1A  
Size(3\*3\*1.5mm)



## PEX\_VDD Converter









```
N18P-G1/G0    FBVDDQ:GDDR5
Peak:    20A
Continuous: 14A
```







### FBVDDQ\_MEM\_Discharge



Title		
62 N18P-G0_FBVDDQ_2PHASE		
Size B	Document Number G15CPXX	Rev B
Date:	Monday, December 24, 2018	Sheet 62 of 65


# NC ALL FOR N17P



GPU	Component Values				
	R673, R395	R689, R680	R369	R375, R81	C1516, C1517
N18P-G0	487 Ω	357 Ω	324K Ω	75K Ω	1.0nf
N18P-G0 MAX-Q					
150W+	487 Ω	127 Ω	324K Ω	75K Ω	1.0nf
115W to 130W	487 Ω	143 Ω	324K Ω	75K Ω	1.0nf
100W to 110W	487 Ω	165 Ω	324K Ω	75K Ω	1.0nf
75W to 90W	487 Ω	215 Ω	324K Ω	75K Ω	1.0nf
70W or lower	487 Ω	357 Ω	324K Ω	75K Ω	1.0nf

N18P-G0 TGP=50W

File		
63 POWER N18P OVR-M		
Size	Document Number	
	GSCPPK	
Date	Monday, December 24, 2018	
	Sheet	63 of 65



TGP Control	GPU_TGP_UP	OVRM_TGP_SEL
TGP Watt		
OVER 130W	HIGH	HIGH
100W TO 110W	HIGH	LOW
115W TO 130W (7S)	LOW	HIGH
75W TO 90W (7Z)	LOW	LOW

N18P-G0 TGP=50W

Title		
64 OWER N18P TGP SENSE		
Size A	Document Number GI5CPXX	Rev B
Date:	Monday, December 24, 2018	Sheet 64 of 65



Version A

- 1. 11/9 NC R354 as EC internal PU.
- 2. 11/12stuff R543.
- 2. 11/12stuff R3069